

```

1  `timescale 1ns / 1ps
2  //////////////////////////////////////
3  // Company:
4  // Engineer:
5  //
6  // Create Date: 2024/08/13 16:02:40
7  // Design Name:
8  // Module Name: tb_ClkGen
9  // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //////////////////////////////////////
21
22
23 module tb_ClkGen(
24
25     );
26
27     // Declaration Signal
28     reg DATA, SCLK, SET, RESET;
29     //reg CLK;
30     wire OUT, led2;
31     wire [7:0] LUTLO_W;
32     wire [23:0] LAO_W, SUMLO_W;
33
34     parameter clk = 12.000000;
35     parameter STEP = (1 / clk *1000) * 5;
36
37     reg GCLK = 1'b0;
38     always #(((1/clk) / 2.0) *1000) GCLK = ~GCLK;
39
40
41     // Call Test Module
42     ClkGen ClkGen(
43         DATA,
44         SCLK,
45         SET,
46         RESET,
47         GCLK,
48         OUT,
49         led2
50         //LUTLO_W,
51         //LAO_W,
52         //SUMLO_W
53     );
54
55     // Input Condition
56     integer i;
57
58     task WrFreq(
59         input [23:0] SRData
60     );
61     begin
62         for (i = 0; i < 24; i = i + 1) begin
63             DATA = SRData[0];
64             SRData = SRData >> 1;
65             #STEP
66             SCLK = 1;
67             #STEP
68             SCLK = 0;
69         end
70         #STEP
71         SET = 1;
72         #STEP
73         SET = 0;
74     end
75 endtask
76

```

```
77 //test
78 initial begin
79
80     $display("start...");
81
82     RESET = 0;
83     #STEP
84     RESET = 1;
85     #STEP
86     #(STEP * 150)
87     SET = 0;
88     SCLK = 0;
89     #STEP
90
91     //3MHz
92     //WrFreq(4194304);
93     //1KHz
94     //WrFreq(1398);
95     WrFreq(1000*2); // 1KHz
96
97     #(STEP * 1000000000) $finish;
98
99 end
100
101 endmodule
```